

www.vishay.com

Power MOSFETs

Application Note AN917


Dual-Channel LITTLE FOOT[®] 6-Pin SC-70 MOSFET Copper Leadframe Version Recommended Pad Pattern and Thermal Performance 175 °C Rated Part

INTRODUCTION

The new dual 6-pin SC-70 package with a copper leadframe enables improved on-resistance values and enhanced thermal performance as compared to the existing 3-pin and 6-pin packages with Alloy 42 leadframes. These devices are intended for small to medium load applications where a miniaturized package is required. Devices in this package come in a range of on-resistance values, in n-channel and p-channel versions. This technical note discusses pin-outs, package outlines, pad patterns, evaluation board layout, and thermal performance for the dual-channel version.

PIN-OUT

Figure 1 shows the pin-out description and pin 1 identification for the dual-channel SC-70 device in the 6-pin configuration. Both n-and p-channel devices are available in this package – the drawing example below illustrates the p-channel device.



For package dimensions see outline drawing SC-70

(6-Leads) (www.vishay.com/doc?71154)

BASIC PAD PATTERNS

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (<u>www.vishay.com/doc?72286</u>) for the SC-70 6-pin basic pad layout and dimensions. This pad pattern is sufficient for the low-power applications for which this package is intended. Increasing the drain pad pattern (figure 2) yields a reduction in thermal resistance and is a preferred footprint.




Fig. 2 SC-70 (6 leads) Dual

EVALUATION BOARD FOR THE DUAL-CHANNEL SC70-6

The 6-pin SC-70 evaluation board (EVB) shown in figure 3 measures 0.6 in. by 0.5 in. The copper pad traces are the same as described in the previous section, Basic Pad Patterns. The board allows for examination from the outer pins to the 6-pin DIP connections, permitting test sockets to be used in evaluation testing.

The thermal performance of the dual 6-pin SC-70 has been measured on the EVB, comparing both the copper and Alloy > 42 leadframes. This test was then repeated using the \bigcirc 1-inch² PCB with dual-side copper coating. \bigcirc

A helpful way of displaying the thermal performance of the 6-pin SC-70 dual copper leadframe is to compare it to the traditional Alloy 42 version.

Revision: 15-Apr-13

Document Number: 75130



Vishay Siliconix

Dual-Channel LITTLE FOOT[®] 6-Pin SC-70 MOSFET Copper Leadframe Version Recommended Pad Pattern and Thermal Performance 175 °C Rated Part






Fig. 3

THERMAL PERFORMANCE

Junction-to-Foot Thermal Resistance (the Package Performance)

Thermal performance for the dual SC-70 6-pin package is measured as junction-to-foot thermal resistance, in which the "foot" is the drain lead of the device as it connects with the body. The junction-to-foot thermal resistance for this device is typically 80 °C/W, with a maximum thermal resistance of approximately 100 °C/W. This data compares favorably with another compact, dual-channel package - the dual TSOP-6 - which features a typical thermal resistance of 75 °C/W and a maximum of 90 °C/W.

Power Dissipation for 175 °C Rated Part

The typical R0JA for the dual-channel 6-pin SC-70 with a copper leadframe is 224 °C/W steady-state, compared to 413 °C/W for the Alloy 42 version. All figures are based on the 1-inch² FR4 test board. The following example shows how the thermal resistance impacts power dissipation for the dual 6-pin SC-70 package at varying ambient temperatures.

Alloy 42 Leadframe

ALLOY 42 LEADFRAME			
ROOM AMBIENT 25 °C	ELEVATED AMBIENT 60 °C		
$P_{D} = \frac{T_{J(max.)} - T_{A}}{R\theta_{JA}}$	$P_{D} = \frac{T_{J(max.)} \cdot T_{A}}{R\boldsymbol{\theta}_{JA}}$		
$P_{D} = \frac{175 ^{\circ}C - 25 ^{\circ}C}{413 ^{\circ}C/W}$	$P_{D} = \frac{175 \text{ °C} - 60 \text{ °C}}{413 \text{ °C/W}}$		
$P_D = 363 \text{ mW}$	$P_D = 278 \text{ mW}$		

COOPER LEADFRAME			
ROOM AMBIENT 25 °C	ELEVATED AMBIENT 60 °C		
$P_{D} = \frac{T_{J(max.)} - T_{A}}{R\boldsymbol{\theta}_{JA}}$	$P_{D} = \frac{T_{J(max.)} - T_{A}}{R\theta_{JA}}$		
$P_{D} = \frac{175 ^{\circ}C - 25 ^{\circ}C}{224 ^{\circ}C/W}$	$P_{D} = \frac{175 \text{ °C} - 60 \text{ °C}}{224 \text{ °C/W}}$		
$P_D = 669 \text{ mW}$	$P_D = 513 \text{ mW}$		

Although they are intended for low-power applications, devices in the 6-pin SC-70 dual-channel configuration will handle power dissipation in excess of 0.5 W.

TESTING

To further aid the comparison of copper and Alloy 42 leadframes, Figures 4 and 5 illustrate the dual-channel 6-pin SC-70 thermal performance on two different board sizes and pad patterns. The measured steady-state values of $R\theta_{JA}$ for the dual 6-pin SC-70 with varying leadframes are as follows:

LITTLE FOOT 6-PIN SC-70			
	ALLOY 42	COPPER	
1) Minimum recommended pad pattern on the EVB board (see fig. 3).	518 °C/W	344 °C/W	
2) Industry standard 1-inch ² PCB with maximum copper both sides.	413 °C/W	224 °C/W	

The results indicate that designers can reduce thermal resistance (θ_{JA}) by 34 % simply by using the copper leadframe device as opposed to the Alloy 42 version. In this example, a 174 °C/W reduction was achieved without an increase in board area. If an increase in board size is feasible, a further 120 °C/W reduction can be obtained by utilizing a 1-inch². PCB area.

Revision: 15-Apr-13

2



Vishay Siliconix

Dual-Channel LITTLE FOOT[®] 6-Pin SC-70 MOSFET Copper Leadframe Version Recommended Pad Pattern and Thermal Performance 175 °C Rated Part

The dual copper leadframe versions have the following suffix:




Fig. 4 Dual SC70-6 Thermal Performance on EVB

