# Reference Board User's Manual High Current Synchronous Buck Modules 



## DESCRIPTION

The SiC931 is a synchronous buck regulator module with integrated power MOSFETs and inductor. Its power stage is capable of supplying 20 A continuous current at up to 2 MHz switching frequency. This regulator produces an adjustable output voltage down to 0.6 V from 3 V to 18 V input rail to accommodate a variety of applications, including computing, consumer electronics, telecom, and industrial. SiC931's architecture supports ultrafast transient response with minimum output capacitance and tight ripple regulation at very light load. The device is internally compensated and no external ESR network is required for loop stability purposes. The device also incorporates a power saving scheme that significantly increases light load efficiency. The regulator integrates a full protection feature set, including output over voltage protection (OVP), cycle by cycle over current protection (OCP), short circuit protection (SCP), and thermal shutdown (OTP). It also has UVLO and a user programmable soft start.
The SiC931 is available in lead ( Pb )-free power enhanced PowerPAK ${ }^{\circledR}$ MLP10665-60L package in $10.6 \mathrm{~mm} \times 6.5 \mathrm{~mm}$.

## APPLICATIONS

- $5 \mathrm{~V}, 12 \mathrm{~V}$, and 18 V input rail POLs
- Desktop, notebooks, server, and industrial computing
- Industrial and automation
- Consumer electronics


## FEATURES

- Versatile
- Operation from 3 V to 18 V input voltage
- Adjustable output voltage down to 0.6 V
- Support start-up with pre-bias output voltage
$- \pm 1 \%$ output voltage accuracy from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Highly efficient
- 95 \% peak efficiency
- $1 \mu \mathrm{~A}$ supply current at shutdown
$-50 \mu \mathrm{~A}$ operating current, not switching
- Highly configurable
- Four programmable switching frequencies available: $600 \mathrm{kHz}, 1 \mathrm{MHz}, 1.5 \mathrm{MHz}$, and 2 MHz
- Adjustable soft start and adjustable current limit
- Two modes of operation: forced continuous conduction, power save
- Robust and reliable
- Cycle-by-cycle current limit
- Output overvoltage protection
- Output undervoltage / short circuit protection with auto retry
- Power good flag and over temperature protection
- High power density
- Integration of high current output inductor
- $10.6 \mathrm{~mm} \times 6.5 \mathrm{~mm} \times 3 \mathrm{~mm}$ low profile MLP package
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912


## TYPICAL APPLICATIONS CIRCUIT AND PACKAGE OPTIONS



## SPECIFICATIONS

This reference board allows the end user to evaluate the SiC 931 product chips for its features and all functionalities. It can also be served as a reference design for a user's application.


Fig. 1 - SiC931 EVB
BOARD CONFIGURATION TABLE

## SiC931 EVB TYPICAL PRE-DEFINED OPERATING CONFIGURATIONS (1)

| $\mathbf{V}_{\mathbf{I N}}(\mathbf{V})$ | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ | $\mathbf{f}_{\mathbf{s w}}(\mathbf{k H z})$ | MAXIMUM <br> $\mathbf{I}_{\text {OUT }}(\mathbf{A})$ |
| :--- | :---: | :---: | :---: |
| 12.0 | 1.0 | 600 | 20 |
| 12.0 | 3.3 | 1000 | 20 |
| 12.0 | 5.0 | 1500 | 18 |

## Note

${ }^{(1)}$ Output voltage $\mathrm{V}_{\mathrm{OUT}}$ is set by J 15 jumper; switching frequency $\mathrm{f}_{\mathrm{sw}}$ and switching mode is set by J 1 , J2, J3, and J4 specified in table "Mode 1"; soft start time and OCP percentage is set by J 5 , J6, J7, and J8 specified in table "Mode 2"; 200 LFM airflow is recommended for SiC931 EVB when loading the maximum lout current

## CONNECTION AND SIGNAL / TEST POINTS Power Terminal

$\mathrm{V}_{\mathrm{IN}}$ (J10-\#1), GND (J10-\#2)
Connect a voltage source to this terminal. The minimum input voltage will be 3 V . For input voltages $\left(\mathrm{V}_{\mathrm{IN}}\right)$ below 4.5 V , an external $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DRD}}$ is required.

Connect an electronic load to this terminal.

## SELECTION JUMPERS

## Enable of Device

J9: this is the jumper that enables / disables the part. With J9 two pins left open, the device is enabled. With J9 two pins shorted, the device is disabled.

## Output Voltage Vout Setting

J15: this is the jumper that select output voltage. J15 is a $3 \times 2$ six-pin header illustrated in Fig. 2. Shorting two pins in a row, from top to bottom as indicated in Fig. 2, output voltage $\mathrm{V}_{\text {OUT }}$ can be set to $1.0 \mathrm{~V}, 3.3 \mathrm{~V}$, or 5.0 V . An example setup illustrated in Fig. 2 is 3.3 V . The default setup is 1.0 V .


Fig. 2-J15 Jumper on EVB for Output Voltage Setting

## Mode 1 Select

J1, J2, J3, and J4 are four $1 \times 3$ three-pin headers which allow user to select one option out of sixteen choices of switching frequency $f_{s w}$ and mode of operation. Table "Mode 1" specifies all options to achieve by setting J1, J2, $\mathbf{J 3}$, and J4. The left pin is defined as the left most pin of the $1 \times 3$ header closer to Vishay logo on EVB. The right pin is defined as the right most pin of the $1 \times 3$ header far from the Vishay logo on EVB. The middle pin is defined as the pin of the $1 \times 3$ header sitting between the left pin and the right pin.

MODE 1 OPTIONS FROM SETTING J1, J2, J3, AND J4

| NO | f:WW <br> $\mathbf{( k H z )}$ | MODE OF <br> OPERATION | JUMPER SETUP ON J1, J2, J3, <br> AND J4 |
| :---: | :---: | :---: | :---: |
| 1 | 600 | FCCM | The right pin of J1 shorted to the <br> middle pin of J1; all other pins <br> keeps open |
| 2 | 600 | PSM | The left pin of J1 shorted to the <br> middle pin of J1; all other pins <br> keeps open |
| $3^{(1)}$ | 1000 | FCCM | The right pin of J2 shorted to the <br> middle pin of J2; all other pins <br> keeps open |
| 5 | 1000 | PSM | The left pin of J2 shorted to the <br> middle pin of J2; all other pins <br> keeps open |
| 6 | 1500 | FCCM | The right pin of J3 shorted to the <br> middle pin of J3; all other pins <br> keeps open |
| PSM | The left pin of J3 shorted to the <br> middle pin of J3; all other pins <br> keeps open |  |  |

SiC931

| MODE 1 OPTIONS FROM SETTING J1, J2, |  |  |  |
| :--- | :---: | :---: | :---: |
| J3, AND J4 |  |  |  | \left\lvert\, \(\left.\begin{array}{c|cc|}\hline NO \& \begin{array}{c}fsw <br>

(kHz)\end{array} \& $$
\begin{array}{c}\text { MODE OF } \\
\text { OPERATION }\end{array}
$$\end{array} $$
\begin{array}{c}\text { JUMPER SETUP ON J1, J2, J3, } \\
\text { AND J4 }\end{array}
$$\right.\right]\)

Note
${ }^{(1)}$ Default setup on EVB
Mode 2 Select
$\mathbf{J 5}, \mathbf{J 6}, \mathbf{J} 7$, and $\mathbf{J 8}$ are four $1 \times 3$ three-pin headers which allow user to select one option out of sixteen choices of soft start time and OCP's percent over its maximum value. Table "Mode 2" specifies all options to achieve by setting J5, J6, $\mathbf{J 7}$, and J8. The left pin is defined as the left most pin of the $1 \times 3$ header closer to Vishay logo on EVB. The right pin is defined as the right most pin of the $1 \times 3$ header far from the Vishay logo on EVB. The middle pin is defined as the pin of the $1 \times 3$ header sitting between the left pin and the right pin.

| MODE 2 OPTIONS FROM SETTING J5, J6, <br> J7, AND J8 |  |  |  |
| :--- | :---: | :---: | :---: |
| NO | SOFT <br> START <br> (ms) | OCP <br> (\%) | JUMPER SETUP ON J5, J6, J7, <br> AND J8 |
| 1 | 6 | 25 | The right pin of J5 shorted to the <br> middle pin of J5; all other pins <br> keeps open |
| 2 | 3 | 25 | The left pin of J5 shorted to the <br> middle pin of J5; all other pins <br> keeps open |
| 3 | 6 | 50 | The right pin of J6 shorted to the <br> middle pin of J6; all other pins <br> keeps open |
| 5 | 6 | 75 | The left pin of J6 shorted to the <br> middle pin of J6; all other pins <br> keeps open |
| 6 | 3 | 75 | The right pin of J7 shorted to the <br> middle pin of J7; all other pins <br> keeps open |
| 7 (1) | 6 | 100 | The left pin of J7 shorted to the <br> middle pin Jof; all other pins <br> keeps open |
| 8 | 3 | 100 | The right pin of J8 shorted to the <br> middle pin of J8; all other pins <br> keeps open |
| 5 | The left pin of J8 shorted to the <br> middle pin of J8; all other pins <br> keeps open |  |  |

Note
(1) Default setup on EVB

## PV ${ }_{\text {IN }}$ ENHANCED UVLO OPTION

SiC931 uses LDO circuit to generate internal $\mathrm{V}_{\mathrm{DD}}$ from $\mathrm{PV}_{\mathbb{I N}}$, so its $V_{D D}$ UVLO feature may be used to implement $\mathrm{PV}_{\mathrm{IN}}$

UVLO like the EVB did. In cases that an enhanced $P V_{I N} U V L O$ feature may be required in those applications where either the level of $P V_{I N}$ UVLO is higher than 4 V or avoiding SiC931 falsely turn on during extreme $\mathrm{PV}_{\mathrm{IN}}$ crashing is required, the user has an option to modify the EVB and use EN hysteresis to realize an enhanced $\mathrm{PV}_{\mathrm{IN}}$ UVLO feature.
The user needs to change R9 from $100 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$, then add a resistor and a capacitor $0.1 \mu \mathrm{~F}$ ( 50 V rating) in the schematic and BOM, where two components are connected from EN to ground. For the EVB, the user may populate the two components on the bottom side of EVB crossing two pins of J9. Equation (1) lists an equation for the user to calculate the resistance of the added resistor.

$$
\begin{equation*}
\mathrm{R} 99=\frac{\mathrm{R} 9}{\left(\mathrm{PVIN}_{\mathrm{EN} \_\mathrm{H}^{-1,0}}\right)} \tag{1}
\end{equation*}
$$

, where $P V I_{E_{N N}}$ is the expected level of $P V_{I N}$, in volts, enabling SiC931, R9 is resistance of the resistor R9, R99 is resistance of the resistor to be added between EN and ground.
For example, provided that $\mathrm{PVIN}_{\mathrm{EN} \_\mathrm{H}}$ is chosen as 7.6 V and $R 9$ is $\quad 20 \mathrm{k} \Omega$, the calculated resistance of R99 is $3.03 \mathrm{k} \Omega$ and a $3.01 \mathrm{k} \Omega$ resistor shall be selected following E96 table.

## SIGNALS AND TEST LEADS

## Input Voltage Sense

$\mathbf{V}_{\text {IN_SENSE }}$ (J11), GND ${ }_{\text {IN_SENSE }}$ (J12): this allows the user to measure the voltage directly at the input of the regulator bypassing any losses generated by connections to the board. These test points can also be as a remote sense port of a power source with remote sense capability.

## Output Voltage Sense

$\mathbf{V}_{\text {OUt_SENSE }}$ (J13), GND ${ }_{\text {Out_SENSE }}$ (J14): this allows the user to measure the output voltage directly at the sense point of the regulator bypassing any losses generated by connections to the board. These test points can also be as a remote sense port of an external load with remote sense capability.

## Power Good Indicator

$\mathbf{P}_{\text {GOod }}(\mathbf{J 1 7})$ : is an open drain output and is pulled up with a $100 \mathrm{k} \Omega$ resistor, R 12 , to $\mathrm{V}_{\mathrm{DD1}}(5 \mathrm{~V})$. When FB or $\mathrm{V}_{\text {OUt }}$ are within $-10 \%$ to $+20 \%$ of the set voltage this pin will go HI to indicate the output is okay. To prevent false triggering during transient events, the $\mathrm{P}_{\mathrm{GOOD}}$ has a $25 \mu$ s blanking time.

## Power Up Procedure

Before turning on the reference board, the user needs to finish jumper setup or use the default one (see section on mode selection). It is required to disable the SiC 931 before making any changes to the jumpers.

## Snubber Circuit

Snubber may be used when the user desires to decrease the peak voltage of switching node SW during turn on of the
high side switch. There are place holders on the reference board, R18, and C10, for the snubber.


Fig. 3 - Top Layer


Fig. 4 - Inner Layer 3


Fig. 5 - Inner Layer 5


Fig. 6 - Inner Layer 2


Fig. 7 - Inner Layer 4


Fig. 8 - Bottom Layer

## SCHEMATIC



## SCHEMATIC, DESIGN, BILL OF MATERIALS, AND GERBER FILES FOR PCB FABRICATION

These files are as follows and available for download at www.vishay.com/power-ics/integrated-microbrick/list/product-79602/tab/documents/

- "*.DSN" for schematic design file
- "*.DBK" for data backup file for Orcad
- ".opj" Orcad project file. Any schematic work should always be opened with the opj file. Use of a DSN file for this purpose is not advised
- "*.xlsx" is the bill of materials (BOM) derived from the schematic
- "*.PDF" is the PDF version of the schematic from the "*.DSN" file


## BILL OF MATERIAL REPORT

| SYM_NAME | COMP_DEVICE_TYPE | COMP <br> VALUE | DIGIKEY PN | SPEC FOR ORDER | QTY | REFDES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C0402-TDK1 | CAPACITOR NON-POL_C0402-TDK1_10 | $0.1 \mu \mathrm{~F}$ | 445-173610-1-ND | Cap. cer $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}, 0402$ | 4 | $\begin{aligned} & \text { C1, C5, } \\ & \text { C6, C22 } \end{aligned}$ |
| C1210-TDK | $\begin{gathered} \text { CAPACITOR } \\ \text { NON-POL_C1210-TDK_22U } \end{gathered}$ | $22 \mu \mathrm{~F}$ | 1276-3393-1-ND | Cap. cer $22 \mu \mathrm{~F}, 25 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}, 1210$ | 10 | $\begin{aligned} & \text { C2, C3, } \\ & \text { C4, C11, } \\ & \text { C12, C13, } \\ & \text { C14, C15, } \\ & \text { C16, C17 } \end{aligned}$ |
| C0603-TDK1 | CAP NP_C0603-TDK1_1U | $1 \mu \mathrm{~F}$ | 490-14409-1-ND | Cap. cer $1 \mu \mathrm{~F}, 25 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}$, 0603 | 2 | C7, C21 |
| POSCAP | POSCAP_POSCAP_DNP | DNP |  |  | 0 | C8 |
| POSCAP | POSCAP_POSCAP_DNP | DNP |  |  | 0 | C9 |
| C0603-TDK1 | CAP NP_C0603-TDK1_DNP | DNP |  |  | 0 | C10 |
| C0603-TDK1 | CAPACITOR NON-POL_C0603-TDK1_0. | $0.1 \mu \mathrm{~F}$ | 445-8129-1-ND | Cap. ceramic $0.1 \mu \mathrm{~F}, 25 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}$, 0603 | 1 | C18 |
| C0603-TDK1 | CAPACITOR NON-POL_C0603-TDK1_22 | DNP |  |  | 0 | C19 |
| CAP10P2X5 | CAP_CAP10P2X5_220UF | $220 \mu \mathrm{~F}$ | 493-1319-ND | Cap. alu $220 \mu \mathrm{~F}, 20$ \%, 35 V , radial | 1 | C20 |
| SIC931A | SIC931_SIC931A_SIC931 | SiC931 |  |  | 1 | IC1 |
| MINIJUMPER3 | CON3_MINIJUMPER3_CON3 | CON3 | M50-3530342 |  | 8 | $\begin{gathered} \mathrm{J} 1, \mathrm{~J} 2, \mathrm{~J} 3, \\ \mathrm{~J} 4, \mathrm{~J} 5, \mathrm{~J} 6 \\ \mathrm{~J} 7, ~ \mathrm{~J} \end{gathered}$ |
| MINIJUMPER2 | CON2_MINIJUMPER2_CON2 | CON2 | M50-3530242 |  | 1 | J9 |
| CON6 | CON6_CON6_CON6 | CON6 | 277-1581-ND |  | 1 | J10 |
| TP30 | CON1_TP30_VIN+S | $\mathrm{V}_{\mathrm{IN}+\mathrm{s}}$ | 36-5000-ND | PC test point, red | 2 | J11, J13 |
| TP30 | CON1_TP30_VIN-S | $\mathrm{V}_{\text {IN-S }}$ | 36-5001-ND | PC test point, black | 3 | $\begin{gathered} \mathrm{J} 12, \mathrm{~J} 14, \\ \mathrm{~J} 16 \end{gathered}$ |
| CON2x3 | CONN HEADER VERT 6POS 1.27 mm | CON6A | S9015E-03-ND |  | 1 | J15 |
| TP30 | CON1_TP30_PGOOD | $\mathrm{P}_{\text {GOOD }}$ | 36-5002-ND | PC test point, white | 1 | J17 |
| 2PROBE | CON2_2PROBE_CON2 | CON2 |  |  | 1 | PB |
| R0402-VISHAY1 | R_R0402-VISHAY1_51K | $51 \mathrm{k} \Omega$ |  | Res. SMD $51 \mathrm{k} \Omega$, 1 \%, 1/16 W, 0402 | 2 | R1, R5 |
| R0402-VISHAY1 | R_R0402-VISHAY1_100K | $100 \mathrm{k} \Omega$ |  | Res. SMD $100 \mathrm{k} \Omega, 1 \%, 1 / 16 \mathrm{~W}$, 0402 | 4 | $\begin{aligned} & \text { R2, R6, } \\ & \text { R9, R12 } \end{aligned}$ |
| R0402-VISHAY1 | R_R0402-VISHAY1_200K | $200 \mathrm{k} \Omega$ |  | Res. SMD 200 k $\Omega, 1$ \%, 1/16 W, 0402 | 2 | R3, R7 |
| R0402-VISHAY1 | R_R0402-VISHAY1_510K | $510 \mathrm{k} \Omega$ |  | Res. SMD $510 \mathrm{k} \Omega 1$ \%, 1/16 W, 0402 | 2 | R4, R8 |
| R0402-VISHAY1 | R_R0402-VISHAY1_0 | $0 \Omega$ |  | Res. SMD $0 \Omega$0402 <br> $04 \mathrm{JUPER}, 1 / 16 \mathrm{~W}$ <br> , | 1 | R10 |
| R0603-VISHAY | RESISTOR_R0603-VISHAY_10K | $10 \mathrm{k} \Omega$ |  | Res. $10 \mathrm{k} \Omega, 0.1$ \%, 1/8 W, 0603 | 1 | R11 |
| R0603-VISHAY | R_R0603-VISHAY_6.65K | $\begin{gathered} 6.65 \mathrm{k} \Omega, \\ 0.1 \% \end{gathered}$ |  | Res. $6.65 \mathrm{k} \Omega, 0.1$ \%, 1/8 W, 0603 | 1 | R14 |
| R0603-VISHAY | R_R0603-VISHAY_45.3K | $\begin{gathered} 45.3 \mathrm{k} \Omega, \\ 0.1 \% \end{gathered}$ |  | Res. $45.3 \mathrm{k} \Omega, 0.1$ \% 1/8 W 0603 | 1 | R15 |
| R0603-VISHAY | R_R0603-VISHAY_73.2 | $\begin{gathered} 73.2 \Omega, \\ 0.1 \% \end{gathered}$ |  | Res. $73.2 \Omega, 0.1$ \%, 1/8 W, 0603 | 1 | R16 |
| R1206-VISHAY | RESISTOR_R1206-VISHAY_DNP | DNP |  |  | 0 | R18 |
|  |  |  |  | UB93A | 1 | PCB |
|  |  |  | NPB02SVFN-RC | JUMPER, 1.27 mm , gold | 3 |  |

