

VISHAY SEMICONDUCTORS

www.vishay.com

Optocouplers and Solid-State Relays

Application Note 32

Thermal Characteristics of Power Phototriac

INTRODUCTION

Behavior of any semiconductor device depends on the temperature of its die. Hence, electrical parameters are given at a specified temperature. To sustain the performance of a component and to avoid failure or damage caused by overheat, the total power dissipation of the device has to be limited according to the maximum operating temperature.

Vishay VO3526 is a three dice DIP-16 Power Phototriac. Its detailed thermal model was simulated and validated against experimental results. It may help understanding the thermal energy transferring, assisting power dissipation calculation and PCB layout. For a detailed explanation of the thermal model principle, please refer to the Vishay's application note "Thermal Characteristics of Optocouplers".

THERMAL ENERGY TRANSFER

There are three mechanisms by which thermal energy (heat) is transported; conduction, radiation, and convection.

- Heat conduction is the transfer of heat from warm areas to cooler ones, and effectively occurs by diffusion.
- Heat radiation (as opposed to particle radiation) is the transfer of internal energy in the form of electromagnetic waves.
- Heat convection is the transfer of heat from a solid surface to a moving liquid or gas.

All three methods occur in phototriac, however in most environments, the majority (~ 70 %) of heat leaving the package exits through the lead frame and into the board. This occurs because the heat transfer from board to ambient is a conductive phenomenon with a much lower thermal resistance (R_{BA}) than the convective and radiative phenomena associated with R_{CA} (case to ambient thermal resistance, typically an order of magnitude larger than other thermal resistances when the device package is small).

This is shown graphically by the package temperature profile and strong heat flux contours evident in the die, lead frame, and board in figures 1 (2-layer board, higher R_{BA}), and 2 (4-layer board, lower R_{BA}). R_{BA} is the thermal resistance from the board to the ambient, and is primarily driven by the geometry and composition of the board. The type of board design used defines this characteristic.



Fig. 1 - Example of Package Temperature Profile (2-Layer Board)



Fig. 2 - Example of Package Temperature Profile (4-Layer Board)

Document Number: 8481

Revision: 21-Oct-11

1 For technical questions, contact: <u>optocoupleranswers@vishay.com</u>

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay Semiconductors

Thermal Characteristics of Power Phototriac

POWER PHOTOTRIAC THERMAL MODEL

Vishay power phototriac VO3526 is a device with three dice, emitter, opto-triac and non-opto-triac (power triac). Its resistor network was derived from the experimental and validated model results and is outlined below.





Where:

	E:	Emitter
	OT:	Opto-Triac
	NOT:	Non-Opto-Triac
	R _{EB} :	Thermal resistance, emitter die to board
	R _{OTB} :	Thermal resistance, OT die to board
	R _{NOTB} :	Thermal resistance, NOT die to board
	R _{EOT} :	Thermal resistance, emitter die to OT die
	R _{ENOT} :	Thermal resistance, emitter die to NOT die
	R _{NOTOT} :	Thermal resistance, NOT die to OT die
	R _{EC} :	Thermal resistance, emitter die to case
	R _{OTC} :	Thermal resistance, OT die to case
	R _{NOTC} :	Thermal resistance, NOT die to case
ш	R _{BA} :	Thermal resistance, board to ambient
	R _{CA} :	Thermal resistance, case to ambient
0	T _E :	Emitter junction temperature
Z	T _{OT} :	OT junction temperature
Z O	T _{NOT} :	NOT junction temperature
	T _C :	Case temperature (top center)
	T _B :	Board temperature
≺	T _A :	Ambient temperature
C	Q _E :	Power dissipation on emitter
	Q _{OT} :	Power dissipation on OT

Q_{NOT}: Power dissipation on NOT

In order to write equation to calculate the node temperatures, some heat flow directions are assumed and shown on figure 3. Based on Figure 3, the following equations in table 1 are created for calculating the node temperatures.

TABLE 1 - NODAL EQUATIONS (for reference)			
1	$Q_{NOTOT} + Q_{NOTE} + Q_{NOTB} + Q_{NOTC} = Q_{NOT}$		
2	$Q_{OTE} - Q_{NOTOT} + Q_{OTB} + Q_{OTC} = Q_{OT}$		
3	$-Q_{NOTE} - Q_{OTE} + Q_{EB} + Q_{EC} = Q_E$		
4	$T_{NOT} - T_{OT} - R_{NOTOT}Q_{NOTOT} = 0$		
5	$T_{NOT} - T_E - R_{NOTE}Q_{NOTE} = 0$		
6	$T_{NOT} - T_B - R_{NOTB}Q_{NOTB} = 0$		
7	$T_{NOT} - T_{C} - R_{NOTC}Q_{NOTC} = 0$		
8	$T_{OT} - T_B - R_{OTB}Q_{OTB} = 0$		
9	$T_{OT} - T_C - R_{OTC}Q_{OTC} = 0$		
10	$T_{OT} - T_E - R_{OTE}Q_{OTE} = 0$		
11	$T_E - T_B - R_{EB}Q_{EB} = 0$		
12	$T_{E} - T_{C} - R_{EC}Q_{EC} = 0$		
13	$T_B - R_{BA} (Q_{NOTB} + Q_{OTB} + Q_{EB}) = T_A$		
14	T_{C} - R_{CA} (Q_{NOTC} + Q_{OTC} + Q_{EC}) = T_{A}		

Assuming the power dissipated from the triacs (Q_{NOT} and Q_{OT}) and the emitter (Q_E), the temperatures of board (T_B), case (T_{C}) and ambient (T_{A}) , are known (by measuring or estimated), the node temperatures can be calculated by EXCEL Tools/Solver or solving the network equations using matrix calculation.

 $A \times X = B$

⊢ 0 Z

Revision: 21-Oct-11

2

Document Number: 84811



Vishay Semiconductors

Thermal Characteristics of Power Phototriac

THERMAL ANALYSIS EXAMPLE

It is important to note that regardless of the package size and type, the thermal analysis will need to be done to insure a solid design. Exceeding the thermal parameters can have detrimental and sometimes even disastrous consequences.

Following is a thermal analysis example of Vishay power phototriac VO3526. Its thermal resistances are provided in its datasheet as table 2.

TABLE 2 - THERMAL RESISTANCEFOR V03526 POWER PHOTOTRIAC (°C/W)					
R _{EB}	149				
R _{OTB}	158				
R _{NOTB}	75				
R _{EOT}	235				
R _{NOTE}	420				
R _{NOTOT}	243				
R _{EC}	161				
R _{OTC}	157				
R _{NOTC}	150				

To predict the operating temperatures outside of a modeling environment use the derived resistor network values with appropriate Case-to-Ambient and Board-to-Ambient thermal resistances as shown in table 3.

TABLE 3 - THERMAL RESISTANCE OF CASETO AMBIENT AND BOARD TO AMBIENT

RESISTANCE	BOARD TYPE	DERIVED RESISTANCE (°C/W)	
R. (Casa Ambiant)	2S2P	120	
n _{CA} (Case-Amplent)	2S0P	130	
P (Poord Ambient)	2S2P	30	
n _{BA} (board-Ambient)	2S0P	90	

It is important to note that the R_{BA} is dependent upon the material, number of layers, and thickness of the board used. In our analysis, the phototriacs were mounted on 2 and 4 layer boards with thickness of 4 mm. Obviously, the R_{BA} of the 4-layer board (2S2P) is much less than the 2-layer board O (2S0P). Using equations 1 to 14, the thermal resistances shown in table 2 and 3, and assuming emitter and detectors power dissipation shown in table 4, the node temperatures when T_A is known are calculated to be as shown in table 5.

Obviously, the majority of heat leaving the package exits through the lead frame and into the board (Q_{NOTB}), so that the junction temperatures (T_{NOT} , T_{OT} , T_E) when the module is mounted on the 4-layer board (2S2P) are much lower than that when on the 2-layer board (2S0P).

TABLE 4 - INPUT VALUES						
Q _E		0.028	W			
Q _{OT}		0.018	W			
Q _{NOT}		1.25	W			
T _A		25	°C			
в	2-layer board	90	°C/W			
пBA	4-layer board	30	°C/W			
R _{CA}		130	°C/W			

TABLE 5 - CALCULATED NODETEMPERATURE AND POWER ($T_A = 25 \text{ °C}$)					
CALCULATED VALUES	2-LAYER BOARD	4-LAYER BOARD			
T _B (°C)	95.3	54.0			
T _C (°C)	92.0	67.7			
T _E (°C)	104.0	70.7			
T _{OT} (°C)	106.4	73.1			
T _{NOT} (°C)	144.1	109.1			
Q _{NOTOT} (W)	0.1551	0.1480			
Q _{NOTE} (W)	0.0955	0.0915			
Q _{OTE} (W)	0.010	0.011			
Q _{NOTB} (W)	0.651	0.735			
Q _{OTB} (W)	0.071	0.121			
Q _{EB} (W)	0.059	0.112			
Q _{NOTC} (W)	0.35	0.28			
Q _{OTC} (W)	0.09	0.03			
Q _{EC} (W)	0.075	0.0183			

Revision: 21-Oct-11

3

Document Number: 84811

For technical questions, contact: optocoupleranswers@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000